1. 概述：

Double Data Rate 4 (DDR4) SDRAM Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability.

 

The core uses bank management modules to monitor the status of each SDRAM bank.  Banks are only opened or closed when necessary, minimizing access delays.  Up to 32 banks can be managed at one time. 

 

The core supports all new DDR4 features, including: 3DS device configurations, write CRC, data bus inversion (DBI), fine granu-larity refresh, additive latency, per-DRAM addressability, and temperature controlled refresh.

2. 售价：

参考报价

允许多个授权 : 否

3. 工作频率：

无资料

4. 逻辑闸数：

无资料

5. 工艺：

无资料

6. 版本：

1.0