Contact Us   客

商城 > IP 商城

USB 3.1 GEN1 DUAL-ROLE CONTROLLER 参考报价 无资料 30 MHz 无资料  
This is an USB 3.1 Gen1 dual-role controller, which is compliant to USB 2.0/USB 3.1 Gen1 specifications. The controller can act as a standard host or peripheral for easy system implementation. The role can be selected via static pin selection. 概述
USB 2.0 ON-THE-GO CONTROLLER 参考报价 75.000 K Gates 200 MHz 无资料  
This is a universal serial bus (USB) 2.0 On-The-Go (OTG) Controller, which can play dual-role, as a host or a device controller. When it acts as a host, it contains a USB host controller to support all speed transactions. 概述
Octal SPI Master/Slave Controller 参考报价 4.641 K Gates 500 MHz 无资料  
Designed to work with a wide variety of SPI bus variants, the core supports run-time control of several SPI protocol parameters. For example, the SPI frame width can be 1 to 4 bytes, the most significant bit position in a frame, serial clock phase and polarity are all software- programmable. In master mode the core can control up to 32 slaves. A software controllable clock generator derives the serial clock for master mode, by dividing the frequency of a clock line dedicated for that purpose   概述
BOSCH CAN 2.0A/B AND CAN FD 1.0 CONTROLLER 参考报价 无资料 无资料 无资料  
The CAN controller is an I2C/APB compliant controller to act as a transmitter or receiver in the CAN bus.  概述
10/100/1000 Ethernet Media Access Controller 参考报价 无资料 125 MHz 130 nm  
The MAC-1G/MAC is a synthesizable HDL core of a high-speed LAN controller. It implements Carrier Sense  Multiple  Access  with  Collision  Detection  (CSMA/CD)  algorithms  defined  by  the  IEEE  802.3 standard for media access control over the 10Mbps, 100Mbps and 1Gbps Ethernet. Communication  with  an external  host  is implemented  via  a set  of Control  and Status  Registers  and the DMA controller for external shared RAM memory. For data transfers the MAC-1G/MAC operates as  a DMA master. It automatically fetches from transmit data buffers and stores receive data buffers into external RAM with minimum CPU intervention. The linked list management enables the use of various memory allocation schemes. There is an interface for external dual port RAMs serving as configurable FIFO memories and there are separate memories for transmit and receive processes. Using the FIFOs additionally isolates the MAC-1G/MAC from an external host and provides resolution in case of latency of an external bus.    Application Network Interface Cards (NICs)  Routers, switching hubs 概述
8-bit / 16-bit Flash memory controller 参考报价 无资料 无资料 无资料  
FLASH memory controller ideal for interfacing to a wide range of parallel FLASH memory components . Features a fully synchronous command interface and a set of configurable timing parameters for compatibility with different devices.  Applications Any application where non-volatile storage is required Offline storage of parameters and data via your Chip     概述
DDR4 SDRAM Controller Core 参考报价 无资料 无资料 无资料  
Double Data Rate 4 (DDR4) SDRAM Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability.   The core uses bank management modules to monitor the status of each SDRAM bank.  Banks are only opened or closed when necessary, minimizing access delays.  Up to 32 banks can be managed at one time.    The core supports all new DDR4 features, including: 3DS device configurations, write CRC, data bus inversion (DBI), fine granu-larity refresh, additive latency, per-DRAM addressability, and temperature controlled refresh. 概述
NVM test and repair 60000 点 5.250 K Gates 2.2 GHz 40 nm  
HEART (High Efficient Accumulative Repairing Technical) is a built-in self-repair (BISR) mechanism which uses to recover errors detected after memory testing and to improve yield rate. This mechanism is implemented with spare memories and a built-in redundancy analyze (BIRA) logics which is designed to allocate the redundancy. It needs a storable device (eFuse, OTP or registers) to store testing results after analysis. We provides an efficient accumulative repairing solution to combine advantages of soft BISR mechanism and hard BISR mechanism for improving yield rate. 概述
HEART(High Efficient Accumulative Repairing Technical) 50000 点 5.250 K Gates 2.2 GHz 40 nm  
HEART can efficient repair faulty SRAM after using BRAINS. SoCs can mantain correctness of functions and avoid fatal error of system reault in SRAM's defect through SRAM's repairing technical. HEART is SRAM accumulative repairing technical, and it combines advantages of Soft-repair and Hard-repair. HEART supports internal registers of SoCs and external storages of SoCs to record SRAM's faulty information. Once SoCs have new SRAM's defect after using them for a long time, users can repeated repair SRAM's defect through HEART. In addtion, HEART also support "On-Demad" testing and repairing requirement. It means that users can enable system registers of SoCs or signal of HEART to test and repair SRAM at one when SoCs have fatal error situations.   概述
BRAINS 50000 点 5.250 K Gates 1.2 GHz 40 nm  
With improvement of technology node and IC design is geting more complex, the ratio of embedded memory in SoCs have been exceeding 50%. The fault types of memory are getting complex. The Memory BIST (Built-In Self-Test) is generated for efficient controlling IC cost. The traditional BIST method is inserted along with single memory. If there are many memories in SoCs, the area and testing time of SoCs are expanded a lot due to insertion of BIST. Therefore the SoCs' cost will increase rapidly because memory testing time is too long.  We devoted in developing SRAM testing solutions for a long time. BRAINS is based on memory testing patents to reduce testing time and increase yield rate. In addition, BRAINS has many unique features to increase SoCs' reliability and stability.   概述
微IP 价格 逻辑闸数 工作频率 工艺   评价