客服
中
心
| 140 mA Buck DC-DC Converter in 40 nm (VBKS0140T040) | 参考报价 | 无资料 | 无资料 | 40 nm |  |
|
| Buck DC-DC Converter for Integrated PMU (Silicon-proven 40 nm, 140 mA, optimized clocking to eliminate spurious emissions for low system noise) This series of buck DC-DC converters delivers up to 140 mA of load current and features optimized clocking options to eliminate spurious emissions resulting in much lower system noise. This buck DC-DC converter is silicon-proven in a 40 nm process and is a part of our 40 nm integrated power management unit (PMU) IP core series that has been optimized for integration into Application Specific Integrated Circuits (ASICs) or Systems-on-a-Chip (SoCs), including radio frequency (RF), wireless, and narrowband Internet of Things (NB-IoT) applications. | 概述 | |||||
| 400 mA Buck DC-DC Converter in 110 nm (VBKS0400T110) | 参考报价 | 无资料 | 无资料 | 110 nm | |
|
| Buck DC-DC Converter (Silicon-proven 110 nm, 400mA, excellent efficiency) The VBKS0400T110 IP core is a Buck DC-DC switching converter that delivers up to 400 mA of load current. It includes voltage, current and clock references, power-on-reset circuitry, overcurrent protection, a temperature sensor and ESD protection. Soft-start circuitry prevents high currents during start-up, and soft-stop circuitry provides a controlled shut-down sequence during a sudden shut down or fault detection. | 概述 | |||||
| 300 mA Capless LDO in 130 nm (VLDS0300LS130) | 参考报价 | 无资料 | 无资料 | 130 nm | |
|
| Power Quencher® Capless LDO (Silicon-proven 130 nm, 300 mA, excellent quiescent current and load transient regulation) The Power Quencher® series of fully-integrated low dropout (LDO) voltage regulators operates with ultra-low levels of power consumption without sacrificing other areas of performance. They achieve a low-noise output voltage and do not require the external output capacitor that is typically needed in an LDO for loop stability and noise reduction. This saves component count, board space and cost, and improves overall system reliability. The Power Quencher® LDO voltage regulator IP cores are optimized for integration into Application Specific Integrated Circuits (ASICs) or Systems-on-a-Chip (SoCs), including radio frequency (RF), wireless, and Internet of Things (IoT) applications. | 概述 | |||||
| 300 mA Capless LDO in 180 nm (VLDS0300RNM180) | 参考报价 | 无资料 | 无资料 | 180 nm | |
|
| Noise Quencher® Capless LDO (Silicon-proven 180 nm, 300 mA, excellent supply noise rejection and fast settling) Noise Quencher® LDOs: This series of low-power, fully-integrated low dropout (LDO) voltage regulators uses our patented Noise Quencher® Technology to provide best-in-class dynamic performance and noise rejection. The IP cores are unconditionally stable across a wide range of load currents and load capacitances and also do not require external components, thus saving package pins and valuable PC board space. These LDOs are optimized for stand-alone power management integrated circuit (PMIC) ASSPs and other analog and digital applications. | 概述 | |||||
| BOSCH CAN 2.0A/B AND CAN FD 1.0 CONTROLLER | 参考报价 | 无资料 | 无资料 | 无资料 | |
|
| The CAN controller is an I2C/APB compliant controller to act as a transmitter or receiver in the CAN bus. | 概述 | |||||
| CAN 2.0 & CAN FD Bus Controller Core | 参考报价 | 12.000 K Gates | 无资料 | 无资料 | |
|
| The CAN protocol uses a multi-master bus configuration for the transfer of frames be- tween nodes of the network and manages error handling with no burden on the host processor. The core enables the user to set up economic and reliable links between vari- ous components. It appears as a memory-mapped I/O device to the host processor, which accesses the CAN core to control the transmission or reception of frames. The CAN core is easy to use and integrate, featuring programmable interrupts, data and baud rates; a configurable number of independently programmable acceptance filters; and a generic processor interface or optionally an AMBA APB, or AHB-Lite interface. It imple- ments a flexible buffering scheme, allowing fine-tuning of the core size to satisfy the requirements of each specific application | 概述 | |||||
| 4.2V-to-1.8V DC/DC Converte | 参考报价 | 40.000 K μm^2 | 1 Hz | 130 nm | |
|
| The DCDC18 is a 0.13μm DC to DC converter in buck mode cell that converters input voltage to a smaller output voltage. The output voltage can be programmed from 1.65V to 1.9V.An external 10uH inductor is necessary. | 概述 | |||||
| 10-Bit 1MSPS Cyclic A/D Converter | 参考报价 | 300.500 K μm^2 | 10.12 Hz | 250 nm | |
|
| This IP is a 1MSPS , single supply , 10-bit analog-to-digital converter (ADC) that combines a low cost, high speed CMOS process and a novel architecture. It is a complete ADC with an on chip, high performance sample-and-hold amplifier and voltage reference. An external reference can be chosen to suit the dc accuracy and temperature drift requirements of the application. The device uses a cyclic architecture with digital error correction logic to guarantee no missing code over the full operating range. The input of this ADC is highly flexible. A truly differential input structure allows for both single-ended and differential input interface of varying span. The sample-and-hold amplifier (SHA) is equally suited for multiplexed systems that switched full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate of 500KHz | 概述 | |||||
| Rapid IO PHY in 65nm | 参考报价 | 2.295 μm^2 | 25 Hz | 65 nm | |
|
| The IP is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can also be used in any serial interface where timing and electrical specification can be satisfied. This IP has four individual Transmitter (TX) and Receiver (RX) channels, and one common phase lock loop (PLL). | 概述 | |||||
| USB 3.0 PHY in 110nm | 参考报价 | 1.000 M μm^2 | 25 Hz | 110 nm | |
|
| The IP is a high speed SERDES macro which complies with USB3.0 electrical interface specification. This macro can be easily fabricated to form multiple lanes and implemented in USB systems design, both Host and Device.The IP is supported USB3.0 Super Speed (5Gbps) protocol and data rate. | 概述 | |||||
| 微IP | 价格 | 逻辑闸数 | 工作频率 | 工艺 | 评价 | |
|---|---|---|---|---|---|---|