ITU-R BT.656 video encoder |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
ITU-R_BT is a digital video encoder with integrated colour-space converter. The encoder accepts 24-bit RGB pixels from sequential odd and even fields. These pixels are then mapped to the YCbCr colour-space and formatted correctly into a BT output stream.
The output of the encoder generates an industry standard ITU-R BT.656 format video stream together with a video_val signal that is asserted with the first valid byte of the output stream.
Applications
BT.656 output video generation
PAL & NTSC SDTV video format conversion
|
概述 |
Binary FSK Demodulator |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
This IP is a precision Binary-FSK Demodulator IP Core based on a non-coherent receiver design. The demodulator is fully programmable, allowing for a varied range of symbol rates and mark/space tone frequencies. Input data samples may be either complex or real for support of either passband or baseband signals. The module allows easy connectivity to an external ADC with up to 16-bit signed input samples.
Applications:
Short range telemetry
Software radio
|
概述 |
Binary PSK Demodulator |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
IP is a Binary-PSK demodulator based on a multiply-filter-divide architecture. The design is robust and flexible and allows easy connectivity to an external ADC.
As the the carrier recovery circuit is open-loop, there is no feedback path or loop-filter to configure. This results in an extremely simple circuit with a very fast carrier acquisition time. The only requirement is that the user set the desired symbol period and a suitable threshold level for the bit decisions at the symbol decoder. The other design parameters including carrier frequency, symbol rate and sampling frequency should be specified by the user before delivery of the IP Core 1 .
The input data samples are 16-bit signed (2's complement) values that are synchronous with the system clock. Input values are sampled on the rising edge of clk when en is high.
Application
Robust, low bandwidth RF applications for small FPGA devices
SRD and ISM band devices
Medium to long-range telemetry
Software radio
|
概述 |
Text Overlay Module |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
The IP Core is a highly versatile On Screen Display (OSD) module that allows text and bitmap graphics to be inserted over RGB video. The module supports a wide range of text effects and the
programming interface is very simple. Text is written to a 64x32 character buffer which is mapped (via a bitmap ROM) directly to the display.
The characters in the buffer are displayed in a 'TEXT BOX' which may be positioned anywhere in the video display area. Bitmaps for each character are stored in a ROM which may be modified to support different font styles or bitmap graphics.
Pixels and syncs flow in and out of the overlay module in accordance with the valid-ready pipeline protocol.
Application
Window movement in the same manner as a 2D 'BitBlt'
Terminal and Console windows
Low cost text and graphics applications
Digital TV and home-media solutions
|
概述 |
2D Graphics Overlay |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
This is a highly versatile on-screen display that allows high-quality anti-aliased bitmap graphics to be inserted over RGB video. The module supports a wide range of graphics effects and the programming interface is very simple to use. The bitmap overlay is partitioned into an array of tiles which are addressed by means of an 8-bit value stored in a 64x64 tile buffer. There are four tile sizes available - either 8x8, 16x16, 32x32 or 64x64.
The tiles in the buffer are displayed in a graphics window which may be positioned anywhere within the display area. Bitmaps for each tile are stored in a user-defined ROM which can contain up to 256 different bitmaps stored over three bit-planes. Depending on the chosen graphics mode, the 3-bits per pixel may be used to select one colour from a palette of eight, eight levels of alpha transparency or seven colours on a transparent background.
Pixels and syncs flow in and out of the overlay module in accordance with the valid-ready pipeline protocol.
Application
Animated 2D graphics including hardware sprites, mouse pointers, cursors , parallax scrolling, moving banners etc.
Interactive guides, menus, tables, lists etc.
Digital TV and home-media solutions
Professional and functional 2D graphic displays and video overlays
|
概述 |
Precision Tone Decoder |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
The IP is a precision tone decoder with the capacity to support either real or complex data samples. Samples are first mixed-down to baseband before subsequent filtering and tone detection.
The centre frequency of the tone is fully programmable and is generated by a local oscillator (DDS). The DDS has an SFDR of better than 80 dBs (with phase dithering) and a theoretical SNR of approximately 100 dBs.
After down-conversion, 2 paths are filtered to remove components above the tone of interest. The characteristics of these filters may be changed depending on the desired detection bandwidth and
response time.
Finally, a power function is used to compute the relative magnitude of the signal after filtering.
Application
Precision frequency monitoring and control
FSK / OOK / ASK demodulation
Touch tone decoding (e.g. DTMF tones)
Complex digital down conversion
|
概述 |
Periodic waveform generator |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
The IP Core is a high-precision Direct Digital Synthesizer 2 used for the generation of periodic waveforms. On each rising-edge of the sample clock, the phase in the phase accumulator is incremented by the value phase_inc. This phase is quantized to 16-bits and passed as an address to a look-up table which converts the phase into a waveform.
In addition to the quadrature outputs sin_out and cos_out, the IP also provides square wave and sawtooth outputs: squ_out and saw_out. All output values are 16-bit signed numbers.
Appliaction
Digital up/down converters and mixers
Versatile waveform generation
Digital oscillators
Digital modulation
|
概述 |
Motion-adaptive Video Deinterlacer |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
The IP Core is a studio quality 24-bit RGB video deinterlacer capable of generating progressive output video at any resolution up to 216 x 216 pixels. The design is fully programmable and supports any desired interlaced video format.
The design allows for three possible deinterlacing schemes. These are: weave, bilinear interpolation or motion-adaptive interpolation. The weave approach applies no filtering and may be useful to obtain a 'raw' interlaced format for subsequent processing. The other two methods are classed as 'inter-field' interpolation methods as spatial filtering is performed between both odd and even fields to achieve a clean and progressive output. The relative merits and disadvantages of each scheme are discussed further into the document.
The deinterlacer core features a fully integrated video frame buffer. This buffer is completely 'elastic' and will dynamically skip and/or repeat frames depending on the input and output frame rates. All frame buffer management is handled internally with the provision of a simple memory interface for storing odd and even fields off-chip. The memory interface is 128-bits wide and is completely generic. All memory transfers are sequential bursts of N x 128-bit words and may be adapted for connection to a variety of memory types such as SDRAM, DDR2 or DDR3.
Application
Digital TV set-top boxes. Industrial imaging. Automotive, home and personal media solutions
Conversion of 'legacy' SDTV formats to HDTV video formats
Generating progressive RGB video via inexpensive PAL/NTSC decoder chips
Studio-quality video de-interlacing
|
概述 |
Multi-format Video Deinterlacer |
参考报价 |
无资料 |
200 MHz |
无资料 |
|
|
The IP Core is a high quality 24-bit RGB video deinterlacer capable of generating progressive output video at up to 4096x4096 pixels in resolution. The design is fully customizable, supporting any desired interlaced video format.
The deinterlacer allows for three possible filter algorithms - either BOB, ELA or LCI. All three methods are 'intra-field' methods that perform spatial filtering within the same field. For this reason, the output video is not subject to combing or tearing which is characteristic of a traditional 'weave' approach.
Each algorithm has it relative merits in terms of image quality and hardware complexity. In particular, the enhanced LCI algorithm provides excellent all-round performance with reduced image softening and crisp clean edges.
Application
Conversion of 'legacy' SDTV formats to HDTV video formats
Generating progressive RGB video via inexpensive PAL/NTSC decoder chips
High-quality video de-interlacing without the overhead of a frame buffer
Digital TV set-top boxes and home media solutions
|
概述 |
USB 2.0 ON-THE-GO CONTROLLER |
参考报价 |
75.000 K Gates |
200 MHz |
无资料 |
|
|
This is a universal serial bus (USB) 2.0 On-The-Go (OTG) Controller, which can play dual-role, as a host or a device controller. When it acts as a host, it contains a USB host controller to support all speed transactions.
|
概述 |