Chroma Resampler |
参考报价 |
无资料 |
400 MHz |
无资料 |
|
|
The IP Core is a fully pipelined chroma resampler that converts pixels between 4:4:4 and 4:2:2 formats in the YCbCr colour space. In total, the IP Core package contains two distinct modules – one module that converts from 4:4:4 to 4:2:2 and the other that performs the reciprocal operation from 4:2:2 to 4:4:4.
Pixels flow into the design in accordance with the valid ready pipeline protocol. Input pixels and syncs are sampled on the rising edge of clk when PIX_VALID and PIX_READY are both high. At the output interface, pixels and syncs are sampled on a the rising edge of clk when POUT_VALID and POUT_READY are high. The input and output sync signals are coincident with the first pixel of a frame and the first pixel of a line. These are useful to identify the video frame and line boundaries.
Application
Digital video and image processing
Interfacing between different video processing and video transceiver ICs that use different colour formats
|
概述 |
Video Test Pattern Generator |
参考报价 |
无资料 |
500 MHz |
无资料 |
|
|
The IP module is a versatile test pattern generator capable of producing a range of test patterns in colour, greyscale and monochrome formats. The module is invaluable in the prototyping stages
of digital video systems. In addition, the test pattern generator may be used to provide a blank background display.
The video output resolution is controlled by the generic parameters "PPL" and "LPF". The colour, type and dimensions of the test pattern are determined by the parameters INTL, MODE, TYPE and LOG2W.
Application
Generation of a blank video background
Simple screen savers
Digital video testing and prototyping
|
概述 |
Video Interlacer |
参考报价 |
无资料 |
500 MHz |
无资料 |
|
|
The IP Core is a fully pipelined video interlacer solution that converts any progressive video format into it's interlaced equivalent. Each interlaced output field will have half the number of lines as an input frame.
The input and output interfaces are streaming interfaces that follow a simple valid-ready pipeline protocol. Input pixels and syncs are sampled on the rising edge of clk when P_VALID and P_READY are both high. Likewise, output pixels and syncs are sampled on the rising edge of clk when PO_VAL and PO_READY are high.
Note that if no flow control is required in the design and the output is guaranteed to accept pixels without stalling, then the signal PO_READY may be tied high and the signal P_READY may be ignored.
Application
Video solutions for flat panel displays, portable devices, video consoles, video format converters, set-top boxes, digital TV etc.
Conversion of all standard and custom video formats such as 1920x1080p to 1920x1080i, 720x480p to 720x480i etc.
|
概述 |