[110nm] 10-bit 165 MSPS ADC IP |
70000 点 |
210.000 K μm^2 |
165 MHz |
110 nm |
|
|
UIP_ADC10_165M_213779 is an ultra-compact and very low power analog-to-digital converter (ADC) silicon IP. The 10-bit 165 MSPS ADC includes an internal custom bandgap voltage reference. It is capable of supplying bias currents to other parallel ADCs.
The ADC uses fully differential pipeline architecture with custom low-disturbance digital correction technique which allows single supply bus for both digital and analog. The ADC is designed for high dynamic performance for input frequencies up to Nyquist. This makes the IP perfectly suitable for video, imaging and communication appliances.
The IP is available in different metal options as well as deep N-well (DNW) option for SoC with high level of substrate noise. It consumes only 48mW at 165 MSPS operation and requires silicon area of 0.21 mm2. The IP does not require any external decoupling and is ideal for integration in mixed-signal systems. The output data of ADC is available in 2’s complement format.
UIP_ADC10_165M_213779 can be used in the following applications:
‧Digital imaging
‧TV/Video
‧Wireless LAN
‧Rx communication channel
‧IOT
|
概述 |
10-Bit 165 MSPS ADC in TSMC110nm |
参考报价 |
210.000 μm^2 |
165 MHz |
110 nm |
|
|
MIC_ADC10 is compact and low power 10-bit analog-to-digital converter silicon IP. This ADC uses 1.5b/stage pipelined architecture and it is optimized for low power Figure 1. BLOCK DIAGRAM and small area.
|
概述 |
10-bit 300 MSPS Video DAC IP in 90 nm |
60000 点 |
76.000 K μm^2 |
300 MHz |
90 nm |
|
|
The UIP_DAC10-300M_205370 is a 10-bit DAC designed in low power TSMC 90 nm logic process. It consists of a current steering DAC. The DAC uses a fully differential architecture. The input data of the DAC is in 1.2V, in unsigned format.
A 3.3V supply is used for the analog portion of the IP. This high performance DAC is designed for CVBS standard or RGB Video signal bandwidth. The IP consumes only 41 mA at 300 MSPS operation and utilizes a silicon area of only 0.076 mm2. The IP does not require any external decoupling and is ideal for integration in mixed-signal systems.
The DAC output current is 6-bit programmable. The IP architecture is robust and can be ported to other 90 nm processes.
APPLICATIONS
Composite Video (CVBS)
HDTV
RGB Video
DAC Output Model
|
概述 |
12-Bit 320MPS IQ DAC in TSMC40LP |
70000 点 |
250.000 K μm^2 |
320 MHz |
180 nm |
|
|
UIP_DAC12X2_320M_922687 is compact and low power 12-bit digital-to-analog converter silicon IP in IBM 180nm SOI process. It features two channel current steering DAC.
This IQ DAC IP is optimized for low power and small area. At 320 MHz conversation rate, it only consumes 63mW and occupies silicon area of 0.25 mm2.
APPLICATIONS
WiFi / LTE / WiMax
Wireless MIMO
Digital Video
Communication Transmit
|
概述 |
12-Bit 320MSPS IQ DAC in IBM SOI 180nm |
参考报价 |
254.000 K μm^2 |
320 MHz |
180 nm |
|
|
MIC_DAC12X2 is compact and low power 12-bit digital-to-analog converter
silicon IP in IBM 180nm SOI process. It features two channel current steering DAC.
|
概述 |
Triple 10-bit 330 MSPS Video DAC IP in TSMC 90 nm |
参考报价 |
330.000 μm^2 |
330 MHz |
90 nm |
|
|
is a 10-bit Triple DAC designed in TSMC 90 nm logic process. It consists of a current steering DAC. The DAC uses a fully differential architecture. The input data of the DAC is in 1.2 V, in unsigned format.
|
概述 |
PLL 800M UMC 28 nm logic and Mixed-Mode HPC process |
参考报价 |
230.000 μm^2 |
800 MHz |
28 nm |
|
|
It is a 28-nm low-power spread spectrum clock generator that supports an operating frequency ranging from 400 MHz to 800 MHz and from 200 MHz to 400 MHz.
This SSCG is programmable to perform the frequency synthesis and spread-spectrum function for the Electro Magnetic Interference (EMI) reduction in various ASIC designs.
|
概述 |
PLL 1600M UMC 28 nm logic and Mixed-Mode HPC process |
参考报价 |
270.000 μm^2 |
1.6 GHz |
28 nm |
|
|
A Phase-Locked Loop (PLL) with an operating frequency ranging from 200 MHz to 1600 MHz.
This PLL is designed with the UMC 28 nm logic and Mixed-Mode HPC process.
It can be integrated into a chip to generate a high-speed clock.
The embedded divide-by-4 loop divider allows users to boost the output frequency of up to 1600 MHz.
|
概述 |
PLL 2000M UMC 28 nm logic and Mixed-Mode HPC process |
参考报价 |
230.000 μm^2 |
2 GHz |
28 nm |
|
|
A Phase-Locked Loop (PLL) circuit used to generate the high-speed clock with an operating frequency up to 2000 MHz.
This PLL is designed by using the UMC 28 nm logic and Mixed-Mode HPC process.
It can be integrated into a chip to generate an accurate clock.
|
概述 |
2.4G PLL(UMC 28nm HPC) |
参考报价 |
24.000 K μm^2 |
2.4 GHz |
28 nm |
|
|
Clock output 2.4GHz
Input clock 10 ~ 50MHz
Current consumption: < 4mA
Supply: 1.8V / 0.9V
UMC 28nm HPC
|
概述 |