PLL 3000M UMC 28 nm logic and Mixed-Mode HPC process |
参考报价 |
92.400 K μm^2 |
27 MHz |
28 nm |
|
|
It generates a stable high-speed clock from an external slower reference clock signal. It integrates a Voltage-Controlled Oscillator (VCO), a Phase-Frequency Detector (PFD), a Low-Pass Filter (LPF), a 9-bit programmable loop divider, a 2-bit programmable pre-divider and associated support circuitry. This PLL is designed by using the UMC 28 nm logic and Mixed-Mode HPC process, and it supports an operating voltage ranging from 0.81 V to 0.99 V with an operating junction temperature ranging between -40 °C and 125 °C. It accepts FREF frequency ranging from 6 MHz to 27 MHz and generates the output frequency up to 3000 MHz.
|
概述 |
12-Bit 800KSPS Low Power SAR-ADC |
参考报价 |
无资料 |
25 MHz |
180 nm |
|
|
The SAR-ADC is a low power ADC that is implemented in Successive Approximation architecture. It can provide 12-bit resolution capability with only 3V supply voltage. It accepts an analog input range from 0 to VCC and digitizes the input at a maximum sampling frequency rate of 800KHz at 5V supply voltage. This ADC also includes MUX design to select 0 of 7 analog inputs. The power dissipation is less than 5mW with 5V power supply. This SAR-ADC is implemented in SMIC 0.18μm generic CMOS technology.
|
概述 |
DSP-BASED ETHERNET TRANSCEIVER in UMC 28nm HPC+ |
参考报价 |
无资料 |
25 MHz |
28 nm |
|
|
A 28nm DPS-based Gigabit Ethernet transceiver.
Highly intergrated 1000BASE-T, 100BASE-TX, 100BASE-FX and 10BASE-Te.
Fully compliant with 100BASE-FX IEEE 802.2u standard
|
概述 |
PCI Express Gen4 PHY IP in 28nm HPC+ |
参考报价 |
无资料 |
25 MHz |
28 nm |
|
|
The Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 4.0 Base Specification with support of PIPE v4.4 inter- face spec. Lower power consumption is achieved due to support of addition- al PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
|
概述 |
PCI Express Gen4 PHY IP in TSMC 12nm FFC |
参考报价 |
无资料 |
25 MHz |
12 nm |
|
|
The Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 4.0 Base Specification with support of PIPE v4.4 inter- face spec. Lower power consumption is achieved due to support of addition- al PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
|
概述 |
Oscillator - RC22MHz |
参考报价 |
无资料 |
22 MHz |
180 nm |
|
|
The RC_OSC22M is a low power consumption internal Resistor/Capacitor oscillator with trimming operating frequency. This OSC needs input Bandgap reference voltage to maintain stable operating frequency and decrease power supply effects. The RC-oscillator cell is useful for applications that require an oscillator that utilizes non-external components and has a relaxed frequency tolerance. An enable / disable mode is provided to disable the oscillator. When the oscillator is in the disable mode, the output (CLK22M) goes to a logic level low. It is processed using SMIC’s 0.35μm logic process with an operating supply voltage range of 2.0V ~ 5.5V and a junction temperature range of -40˚ ~ 125˚C.
|
概述 |
PLL with Multiple Output Frequency |
参考报价 |
40.000 K μm^2 |
12.156 MHz |
130 nm |
|
|
The PLL is a 0.13μm Phase-Locked Loop (PLL) cell that provides a clock multiplier that can generate a stable 48M/96M/120MHz/156MHz clock from a 12MHz clock source. This is a “generic” PLL which integrates the Voltage-Controlled Oscillator (VCO), Phase-Frequency Detector, Low Pass Filter, Loop Divider and Post Divider. This PLL provides an operating voltage range of 1.08V ~ 1.32V, and an operating junction temperature range of -40˚ ~ 125℃.
|
概述 |
ASRC-Pro : 24-bit -130dB THD+N Multi-Channel Audio Sample Rate Converter |
参考报价 |
无资料 |
8.192 MHz |
45 nm |
|
|
The ASRC-pro is part of multi-channel Asynchronous Audio Sample Rate Converters (ASRC). This core can be used to interface digital audio equipments operating at different sample rates. It has been designed for systems requiring very high quality in terms of low harmonic distortion and noise, tolerance and rejection of input jitter.
The ASRC-pro can perform common sample rate conversions with less than -130 dB of Total Harmonic Distortion plus Noise (THD+N) and has a Dynamic range of 131 dB, supporting input data processing of up to 24-bit resolution.
The ASRC series are implemented to support several key industry interfaces: TDM parallel, TDM serial, Parallel, I2S, SPDIF-AES3.
We offers a broad range of asynchronous sample rate converters targeted for variety of audio applications.
Application:
Set-top boxes, professional and hi-fi audio
Home Theater Systems
Automotive Audio Systems
Digital Audio Effects Processors
Digital Audio Broadcast Equipment
|
概述 |
14-Bit 3 MSPS ADC in GSMC110nm |
60000 点 |
32.000 K μm^2 |
3 MHz |
110 nm |
|
|
UIP_ADC14_3M_245303 is compact and low power 14-bit analog-to-digital converter silicon IP. It has 20 single-end input channel selection multiplexer or 10 differential input channels selection. This ADC uses fully differential SAR architecture optimized for low power and small area. The ADC is designed for high dynamic performance for input frequencies up to Nyquist rate. This ADC consumes 150 uA at 3 MSPS operation and occupies silicon area of 0.32 mm2 . The ADC has high immunity to substrate noise and is ideal for SoC integration.
APPLICATIONS
General purpose data acquisition
Battery monitory system
Temperature monitory system
|
概述 |
14-Bit 3 MSPS ADC in GSMC110nm |
参考报价 |
322.000 K μm^2 |
3 MHz |
110 nm |
|
|
MCR_GS110_ADC14 is compact and low power 14-bit analog-to-digital converter silicon IP. It has 20 single-end input channel selection multiplexer or 10 differential input channels selection. This ADC uses fully differential SAR architecture optimized for low
The ADC is designed for high dynamic performance for input frequencies up to Nyquist rate.
|
概述 |