14-Bit 3 MSPS ADC in GSMC110nm |
参考报价 |
322.000 K μm^2 |
3 MHz |
110 nm |
|
|
MCR_GS110_ADC14 is compact and low power 14-bit analog-to-digital converter silicon IP. It has 20 single-end input channel selection multiplexer or 10 differential input channels selection. This ADC uses fully differential SAR architecture optimized for low
The ADC is designed for high dynamic performance for input frequencies up to Nyquist rate.
|
概述 |
14 Bit Rail to Rail DAC |
60000 点 |
75.000 K μm^2 |
1 MHz |
110 nm |
|
|
UIP_DAC14_1M_392231 is compact and low power 14-bit digital-to-analog converter silicon IP. It features wide range input supply voltage from 1.7V to 5.6V. Its single-end output ranges from 0.1 to 0.9 of supply voltage.
This DAC IP is self-biased and optimized for low power and small area. At 1 MHz conversation rate, it only consumes 680uA to drive 15K/50pF loading and occupies silicon area of 0.075 mm2.
APPLICATIONS
General purpose digital to analog converter
Battery monitory system
Housekeeping
Auxiliary functionality
|
概述 |
4.2V-to-1.2V DC/DC Converter |
参考报价 |
40.000 K μm^2 |
1 MHz |
130 nm |
|
|
The DCDC12 is a 0.13μm DC to DC converter in buck mode cell that converters input voltage to a smaller output voltage. The output voltage can be programmed from 1.05V to 1.3V.An external 10uH inductor is necessary.
|
概述 |
14-Bit 1MSPS DAC in GSMC110nm |
参考报价 |
75.000 K μm^2 |
1 MHz |
110 nm |
|
|
MIC_DAC14 is compact and low power 14-bit digital-to-analog converter silicon IP. It features wide range input supply voltage from 1.7V to 5.6V. Its single-end output ranges from 0.1 to 0.9 of supply voltage.
|
概述 |
Dual-Channel 12-bit 80 MSPS ADC IP in UMC 65 nm |
参考报价 |
450.000 μm^2 |
0.8 MHz |
65 nm |
|
|
ADC X is an ultra-compact and very low power analog-to-digital converter (ADC) IP. The 12-bit 80 MSPS Dual ADC includes an internal custom bandgap voltage reference. It is capable of supplying bias currents to other parallel ADCs. IP architecture is robust and can be ported to other
65 nm processes.The ADC uses fully differential pipeline architecture with custom low-disturbance digital correction technique which allows single supply bus for both digital and analog.
|
概述 |
Low power oscillator |
12000 点 |
100.100 μm^2 |
32 KHz |
40 nm |
|
|
OSC32K is designed for 40nm advance process with 1.2v to 3.3v wide power(VDD) range.
|
概述 |
Rapid IO PHY in 65nm |
参考报价 |
2.295 μm^2 |
25 Hz |
65 nm |
|
|
The IP is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can also be used in any serial interface where timing and electrical specification can be satisfied.
This IP has four individual Transmitter (TX) and Receiver (RX) channels, and one common phase lock loop (PLL).
|
概述 |
USB 3.0 PHY in 110nm |
参考报价 |
1.000 M μm^2 |
25 Hz |
110 nm |
|
|
The IP is a high speed SERDES macro which complies with USB3.0 electrical interface specification. This macro can be easily fabricated to form multiple lanes and implemented in USB systems design, both Host and Device.The IP is supported USB3.0 Super Speed (5Gbps) protocol and data rate.
|
概述 |
10-Bit 1MSPS Cyclic A/D Converter |
参考报价 |
300.500 K μm^2 |
10.12 Hz |
250 nm |
|
|
This IP is a 1MSPS , single supply , 10-bit analog-to-digital converter (ADC) that combines a low cost, high speed CMOS process and a novel architecture. It is a complete ADC with an on chip, high performance sample-and-hold amplifier and voltage reference. An external reference can be chosen to suit the dc accuracy and temperature drift requirements of the application. The device uses a cyclic architecture with digital error correction logic to guarantee no missing code over the full operating range.
The input of this ADC is highly flexible. A truly differential input structure allows for both single-ended and differential input interface of varying span. The sample-and-hold amplifier (SHA) is equally suited for multiplexed systems that switched full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate of 500KHz
|
概述 |
4.2V-to-1.8V DC/DC Converte |
参考报价 |
40.000 K μm^2 |
1 Hz |
130 nm |
|
|
The DCDC18 is a 0.13μm DC to DC converter in buck mode cell that converters input voltage to a smaller output voltage. The output voltage can be programmed from 1.65V to 1.9V.An external 10uH inductor is necessary.
|
概述 |