10-Bit 1MSPS Cyclic A/D Converter |
参考报价 |
300.500 K μm^2 |
10.12 Hz |
250 nm |
|
|
This IP is a 1MSPS , single supply , 10-bit analog-to-digital converter (ADC) that combines a low cost, high speed CMOS process and a novel architecture. It is a complete ADC with an on chip, high performance sample-and-hold amplifier and voltage reference. An external reference can be chosen to suit the dc accuracy and temperature drift requirements of the application. The device uses a cyclic architecture with digital error correction logic to guarantee no missing code over the full operating range.
The input of this ADC is highly flexible. A truly differential input structure allows for both single-ended and differential input interface of varying span. The sample-and-hold amplifier (SHA) is equally suited for multiplexed systems that switched full-scale voltage levels in successive channels as well as sampling single-channel inputs at frequencies up to and beyond the Nyquist rate of 500KHz
|
概述 |
14-Bit 3 MSPS ADC in GSMC110nm |
参考报价 |
322.000 K μm^2 |
3 MHz |
110 nm |
|
|
MCR_GS110_ADC14 is compact and low power 14-bit analog-to-digital converter silicon IP. It has 20 single-end input channel selection multiplexer or 10 differential input channels selection. This ADC uses fully differential SAR architecture optimized for low
The ADC is designed for high dynamic performance for input frequencies up to Nyquist rate.
|
概述 |
USB 3.0 PHY in 110nm |
参考报价 |
1.000 M μm^2 |
25 Hz |
110 nm |
|
|
The IP is a high speed SERDES macro which complies with USB3.0 electrical interface specification. This macro can be easily fabricated to form multiple lanes and implemented in USB systems design, both Host and Device.The IP is supported USB3.0 Super Speed (5Gbps) protocol and data rate.
|
概述 |